Abstract-The Aho-Corasick (AC) algorithm is a very flexible and efficient but memory-hungry pattern matching algorithm that can scan the existence of a query string among multiple test strings looking at each character exactly once, making it one of the main options for software-base intrusion detection systems such as SNORT. We present the Split-AC algorithm, which is a reconfigurable variation of the AC algorithm that exploits domain-specific characteristics of Intrusion Detection to reduce considerably the FSM memory requirements. SplitAC achieves an overall reduction between 28-75% compared to the best proposed implementation.
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I. INTRODUCTION
The demand for high speed and always-on network access around the world is continuously increasing, creating an analogous demand for increased network security. Firewalls, i.e. security systems permitting or blocking packets based on their header information, have been a standard security solution for several years but are no longer adequate to cover the increased security needs. Network Intrusion Detection Systems (IDS) provide a powerful and versatile security tool by allowing us to specify header characteristics of "suspicious" packets as well as patterns contained in the payload that can constitute part of an attack. However, both the effectiveness and the resource requirements of a NIDS are largely dependent on the selected pattern matching algorithm.
The Aho-Corasick (AC) [1] algorithm is a very powerful but memory-hungry pattern matching algorithm whose characteristics make it an excellent choice for NIDS. The main contribution of this work is the "Split-AC" algorithm, which is a variation of the AC algorithm optimized for reconfigurable hardware implementation that requires between 28-75% less memory than the state-of-the-art AC implementation.
Software-based NIDS running on general purpose processors are very powerful and versatile but suffer from performance limitations. Proposed hardware-based NIDS can be very fast but usually ignore packet header parameters, a fact that causes them to perform searches when it is not necessary due to header mismatches. A secondary contribution is a hardware NIDS architecture which performs packet header classification, matches one pattern per rule, fits on a single FPGA chip and could cooperate with a software NIDS in order to significantly improve overall performance. While we are not the first to propose a complete system for intrusion detection we believe it is important to address the system aspects of the design in addition to the specifics of each sub-component. This paper is organized in the following manner. Section II presents the Aho-Corasick (AC) pattern matching algorithm along with related work on memory efficient AC variations. In Section III we present Split-AC, our memory efficient variation of AC and the optimizations we used. Section IV provides a brief description of the IDS rules we use and the manner in which those rules are grouped into sets to improve memory efficiency. Section V presents the hardware architecture for Split-AC as well as for the overall IDS platform we have developed. Section VI is dedicated to the Split-AC implementation results and the comparison to related work. Finally, in section VII we present our conclusions as well as some ideas for future work.
II. THE AHO-CORASICK ALGORITHM AND RELATED

WORK
The Aho-Corasick algorithm [1] was proposed in 1975 and remains, to this day, one of the most effective pattern matching algorithms when matching patterns sets. Initially, the AC algorithm combines all the patterns in a set into a syntax tree which is then converted into a non-deterministic automaton (NFA) and, finally, into a deterministic automaton (DFA) is found. A simple example of the AC fsm which corresponds to the patterns "bat", "batch" and "cat" is shown in figure 1 .
The AC algorithm has the significant advantage that every text character is examined only once, i.e. the lookup cost is O(N) where N the length of the text, regardless of the number of patterns or their length. Other pattern matching algorithms, such as Boyer-Moore [2] or Wu-Manber [3] , have an average lookup cost of O(N/n), where n is the length of the shortest pattern in the set. While these algorithms are significantly faster for sets with long patterns, in IDS it is quite common to have patterns which are only one or two characters in length, in which case AC is most appropriate.
The major disadvantage of AC is that it requires large amounts of memory in a straightforward implementation that keeps a lookup 2) The state lookup 
IV. IDS RULE SETS AND PARTITIONING
The Snort IDS [6] , [7] , [8] The first portion of the rule specifies the required packet header parameters (protocol, source and destination IP-port) as well as the action to be taken if the rule is activated (alert, pass etc.). The second half of each rule specifies the rule options, i.e. what attributes of the packet are considered suspicious. Rule options can specify suspicious payload patterns (the "content" keyword), as well as other additional parameters (flags, IP protocol number etc.).
The Snort ruleset (version 2.4) contains more than 3.000 rules, out of which a large subset can be eliminated for every packet using solely packet header information. To exploit this fact, we group together rules into different sets according to compatible packet header parameters. We use between 3 and 5 different header parameters to classify the rules, which are (depending on the packet type):
. To understand the potential of partitioning, consider a Split-AC fsm with 512 states (9 state bits) and 128 different frequent characters (7 translated character bits). The total required memory for this fsm is 512 * 128 * 9 + 256 * 7 = 576K + 1.75K = 577.5 Kbits. If this large fsm is divided into 8 smaller fsms with 64 states (6 state bits) and at most 64 frequent characters (6 character bits) each, the total required memory becomes 8* (64*64*6+256*6) = 8* (24K+1.5K) = 204 Kbits or 65% less memory. The cost in this tradeoff is increased control logic, since we now have 8 fsms running concurrently instead of 1. Figure 2 The architecture is divided into three pipeline stages. The first stage handles the translation of the input character using the character translation memory. At the second stage we have a concurrent lookup in both the state lookup memory and the infrequent transition CAM. During the third and final stage, we decide whether the next state will be given from the state memory or the CAM results as well as check if we have reached a final stage.
V. SPLIT-AC ARCHITECTURE
The "Final" output signal is activated whenever the fsm reaches a final state and contains information about the parent rule set as well as the specific rule subset that this fsm corresponds to, as well as the id of the final state that was reached. Figure 3 depicts the entire IDS hardware system, showing how incoming packets are first checked for their header, then categorized into groups that then activate the corresponding Split-AC fsms to scan the payload of the packet. The main components are:
. Header Classification: compares the header of the incoming packet to the parameters of every rule group and activates the corresponding "enable" signals. . Enable Encoder: Produces the "leading" rule group, i.e.
the one that will be reported on a match. . FSM Group x: A collection of all subset fsms which belong to rule group x. * Priority Mux: large priority multiplexer which is created using a pipelined, tree-like structure of 16-to-4 encoders and 16-to-I multiplexers. If two or more fsms reach a final state at the same cycle, this multiplexer will forward the results of the fsm with priority. The results of the other fsms will be lost. . Position Counter: keeps track of the search location to be reported when a match is determined.
VI. IMPLEMENTATION AND EVALUATION
Our work is based on the observation that we can adapt the structure of the system to exploit the regularities of the particular rule sets. Therefore, we target reconfigurable (i.e. FPGA) platforms instead of ASICs. We used the Virtex4 FPGA family by Xilinx, and described our architecture using VHDL.
To automatically generate the necessary VHDL code for our design we modified "T-Gate", a simplified but highly optimized SNORT implementation [lO] . T-Gate parses the SNORT rule files, identifies groups and creates its internal structures for rule processing. Starting from that point, we modified TGate to produce the VHDL system description and memory initialization files according to the selected rule files and the user-defined parameters. The only hand-written VHDL was for some simple components which are independent of the parameters (for example a 16-to-4 encoder).
The two user-defined parameters are the desired maximum number of states per fsm and the character occurrence frequency threshold Tf that determines how aggressively we employ the infrequent character CAM; a large threshold value (near 1) means that we have few frequent and many infrequent characters (i.e. larger CAMs). We used the unregistered version 2.4 of the Snort ruleset and implemented hardware pattern matching only for the first pattern specified in each rule. 4 . Memory allocation for many small fsm memories into a single, dual-port FPGA block. By packing multiple independent state transition tables in one memory, we achieve higher memory efficiency.
A. FPGA memory allocation Initially, we want to bring attention to a problem we faced when mapping the various fsms to an FPGA. The rule set subdivision process can generate up to nearly 900 subsets, each of which requires two different memories. Taking into account that cutting edge Virtex4 FPGAs have a maximum of 552 dual-port memory blocks, it is obvious that we cannot map every fsm memory to a different block.
The solution to this problem is to allocate data from mutually exclusive fsms into the same FPGA block. Two fsms are mutually exclusive if they can never both be active for the same packet. We also take advantage of the fact that the blocks are dual-port by allocating non-exclusive fsm data into different ports in the same FPGA block. In this manner and at the expense of some additional control logic, we achieve a memory utilization percentage between 43% and 94%, based on the selected parameters. Figure 4 shows an example of how many small fsm memories are placed in a single FPGA block.
B. FPGA implementation Results Figure 5 shows the overall memory requirements when implementing Split-AC in FPGA. We can see that for most Tf values we require the minimum amount of memory when the number of states per fsm is 128. This is due to the fact that a small number of states leads to many subsets, which are inherently not mutually exclusive and, thus, the process of allocating fsm memories to different FPGA blocks becomes significantly more difficult. If we had the capacity to use memories of arbitrary size, the memory requirements would decrease along with the number of states per fsm. Figure 6 shows the total required CAM tag size, i.e. the number of CAM entries times the number of tag bits. We observe that for a 0.01 threshold we require minimal CAM Figures  5 and 6 ). We can see that the achieved frequency is not very high due to the CAM that is implemented in FPGA logic. The number of required logic cells ranges between 12,341 (for the memory-reliant configuration) and 60,061 (in the CAM-reliant case). Note that these figures include the entire header matching portion of the architecture as shown in Figure 3 , while the related works usually omit this portion of the design. The operating frequency of our design is between 100-1OMHz, with lower frequencies corresponding to larger CAM -and overall design-sizes. In Table I we also see that increasing the Tf threshold reduces considerably the required memory size. Even for small Tf values such as 0.05 that correspond to small CAM sizes (few tens of Kbits) we see a 40% reduction in memory size. These design points are the most promising, achieving reasonable memory sizes without exploding the CAM size.
C. Comparison to Related Work
We compare our results with those of the bit-split fsms presented in [5] , which is currently the smallest AC-based algorithm, and show the results in Table II . These results show that Split-AC is significantly more compact. In the case of configuration #3, which relies heavily on CAM, Split-AC needs 75.1% fewer bits per pattern character than the bitsplit fsms do. Configuration (#2 achieves a 60% memory size reduction using around 30Kbits of CAM. Even in the most memory-heavy configuration (#1) that requires minimal CAM support, Split-AC needs 28.8% fewer memory bits per pattern character, showing the effectiveness of the "exception" CAM and the rest of our compaction techniques. In terms of throughput, the work of Tan and Sherwood is considerably better approaching 10Gbps, compared to about 1 Gbps in our work. Part of this difference is due to the difference between ASIC technology used in [5] , and FPGA used in our work.
A limiting factor in our work is the CAM needed for the infrequent cases. Our work would greatly benefit from both fast and compact CAMs, since in our work the relatively small CAM structures are made with discrete gates.
Compared to other FPGA-based string matching approaches such as [11] , [12] , [13] , [14] , [15] , [16] , [17] our approach is slower in terms of throughput. The two reasons for this difference is again the use of CAM structures, but also the fact that we only process one character per cycle, while other proposed approaches process up to 4 characters per cycle. A compelling option to speed-up AC-based string search is to utilize fast predictions for the state transitions [ 18] , and default in the relatively slow but compact state transitions only in the cases of mispredictions.
VII. CONCLUSIONS
We have described and evaluated Split-AC, a memoryefficient version of the Aho-Corasick algorithm. Split-AC is shown to be the smallest, in terms of required memory, variation of the Aho-Corasick algorithm compared to the state of the art. We also sketched an IDS architecture that uses the Split-AC algorithm and fits entirely on a single FPGA chip, so as to implement a complete stand-alone DS.
Split-AC is small in terms of memory footprint but is not the fastest alternative to string matching. A future course of research could be to improve the Split-AC architecture in order to make it faster or to extend it to process multiple character per cycle, thus improving throughput. Other possibilities that stem from the ideas in Split-AC would be to use character compression with other algorithms in order to reduce their memory requirements.
Finally, intrusion detection is increasingly using regular expressions to describe in a more compact and flexible fashion the attacks ( [19] , [20] , [21] , [22] ). The nature of AC FSM is similar to the automata used for regular expressions, so it is possible to combine the two approaches into a unified architecture for string as well as regular expression matching.
